Asset Publisher

Development of an FPGA core for Ethernet switch

Company / Centre:
-
Period:
from 2014 to 2015
Description:

Collaborating and technically aiding on the design and implementation of an FPGA core for Ethernet switch, which integrates redundancy (HSR/PRP) and synchronization (IEEE1588).